saymrwulf/pulp-runtime
1
0
Fork 0
mirror of https://github.com/saymrwulf/pulp-runtime.git synced 2026-05-14 20:48:09 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions
448 commits 42 branches 16 tags 814 KiB
Commit graph

49 commits

Author SHA1 Message Date
bluew
1ddf10447c Merge branch 'control-pulp' into master 2022-06-17 16:03:01 +02:00
bluew
07c26b52ac pulp-runtime/control-pulp: Use priv_1_12 2022-06-10 18:54:00 +02:00
bluew
7a39de8996 archi: Update privileged level constants 2022-06-10 18:53:40 +02:00
aottaviano
1294f4956b pulp-runtime: Add idma APIs 
* Add idma archi and hal sources
* Switch with mchan is still manual
 2022-06-01 13:42:02 +02:00
aottaviano
9724be258c pulp-runtime: Add ARCHI_HAS_DMA_DEMUX property to mchan 
* If the cluster core demux and peripheral demux have a direct connection
to the dma, allow the cluster cores to use this connection.
 2022-06-01 13:41:55 +02:00
aottaviano
77fa6799ed pulp-runtime: Add kairos target 2022-05-17 08:41:20 +02:00
Corrado Bonfanti
18ab940220 Add AVS BUS support and basic test 
* Add configuration register to set AVS mode
* Add connections to the SPI controller and txrx interface
* Set idle level of sdio[0] signal of SPI master to '1', according to
the AVS protocol
* Add SPI slave device capability to trigger an event for requesting a read from
master by driving low the MISO (SDATA for AVS) when AVS mode is set.
This happens during tx/rx idle phases
* Add basic Write commit/Read test with pulp-runtime. AVS slave is
simulated in tb_avs.sv and tb_avs_fpga.sv.
 2022-02-10 20:03:42 +01:00
aottaviano
735f29948c treewide: Fix I2C slave module and testsuite 
* Fix wrong signals in RTL hierarchy
* Add I2C slv tb for FPGA wrapper (dump test)
* Add I2C slv tb for ASIC wrapper (irq test)
* Add dump and irq tests

Please enter the commit message for your changes. Lines starting
 2021-12-21 09:45:00 +01:00
bluew
0f4e0e588d pulp-runtime/control-pulp: Fix vector base set and get 
So that rt_irq_set_fc_vector_base() and co. pick the correct
implemention using csr mtvec.
 2021-11-23 11:01:00 +01:00
bluew
026a98d56a pulp-runtime: Fix uart frequency and bad fll access 
Control-pulp doesn't have an FLL so we hardcode the frequency domain
values. Furthermore we allow these hardcoded values to change depending
on whether we target the FPGA (zcu102) or rtl sim.
 2021-11-04 17:47:57 +01:00
Michael Rogenmoser
b45d16cdd2 Update UDMA configuration in line with pulp-open 2021-09-21 16:51:02 +02:00
bluew
879eb13dbd hal: Add missing return value 2021-08-10 16:00:56 +02:00
bluew
868a80fdcd hal/control-pulp: Remove unnecessary camera include 
We don't have a camera interface in control-pulp.
 2021-07-30 16:56:14 +02:00
aottaviano
3829557a94 include/archi: Fixes for I/O in control-pulp 2021-07-25 19:53:51 +02:00
aottaviano
8380fbdc6b archi: Fix HW Loops encoding for pulp and pulpissimo with cv32e40p 2021-07-20 16:05:02 +02:00
aottaviano
e4fa83f99e Fix performance counters API 2021-07-20 16:05:02 +02:00
Luca Valente
8891d83838 target: Add pulp with cv32e40p 2021-07-20 16:04:59 +02:00
Luca Valente
9ad3c4f8d6 hal: Add cpu_perf_start for cv32e40p 2021-07-20 16:04:16 +02:00
Luca Valente
9eba7de59a target: Add pulpissimo with cv32e40p 2021-07-20 16:03:12 +02:00
aottaviano
eafea63a1e chips/control_pulp: Overhaul header inclusion for control_pulp 2021-07-19 12:14:04 +02:00
bluew
768f79d507 Add support for control-pulp 2021-07-13 17:33:01 +02:00
bluew
4cea7f6207 archi,hal: Add udma_hyper 2021-07-13 17:33:00 +02:00
bluew
b9fd4bdb7e hal: Add apb_soc_v4 2021-07-13 17:33:00 +02:00
bluew
f38fa52b54 archi,hal: Add soc_eu_v3 2021-07-13 17:33:00 +02:00
Manuel Eggimann
763fa6f72b Add SOC_FREQUENCY to fpga specific runtime configuration 2021-06-24 22:01:49 +02:00
Michael Rogenmoser
2ba1be662d Update Macro naming 2021-02-02 11:09:28 +01:00
Michael Rogenmoser
a907bd73bd fix ri5cy compatibility 2021-01-22 21:11:35 +01:00
Michael Rogenmoser
babf8b1c4e Add ibex compatibility to pulpissimo 2021-01-22 17:52:42 +01:00
Michael Rogenmoser
a3f57b07d3 Ibex cleanup 2021-01-04 14:09:11 +01:00
Michael Rogenmoser
c3cfcb45e4 Add ibex performance counters 2021-01-04 11:38:39 +01:00
Michael Rogenmoser
5c9907fd7b Update ibex irq registers 2020-12-07 09:41:29 +01:00
Michael Rogenmoser
034558d689 change spr_read and write from __builtin to hal for irq 2020-12-07 09:40:15 +01:00
Michael Rogenmoser
8db90e9429 Add compatibility for ibex 2020-11-25 14:38:38 +01:00
Germain Haugou
961edb14af Cluster stacks are now dynamically allocated to avoid long preloading on netlist sim 2020-04-02 11:09:49 +02:00
Germain Haugou
42c768b523 FIxed wrong size of pos_freq_domains 2020-03-05 15:56:56 +01:00
Germain Haugou
280f5755ed Fix for setting frequency on fpga 2020-03-05 15:18:06 +01:00
Germain Haugou
30e51032bc Fixed IRQ handling on cluster side on pulp-open 2020-02-11 17:31:11 +01:00
Germain Haugou
0540056eaa Few fixes to have riscv-tests/testIRQ working on pulpissimo 2020-02-06 13:26:14 +01:00
Germain Haugou
5ef7ff3157 Few fixes to be able to use runtime without FC on pulp-open 2020-01-20 21:24:53 +01:00
Germain Haugou
697e6efbc3 Fixed issue with data placement leading to corruption 2020-01-14 23:02:03 +01:00
Germain Haugou
0856338ea0 Added info about exmples 2020-01-14 17:19:46 +01:00
Germain Haugou
af8452d703 Added support for marsellus 2020-01-14 11:45:23 +01:00
Germain Haugou
c26ac524ce Now able to set fpga frequency from command line 2019-12-19 16:13:30 +01:00
Germain Haugou
0754c7d7e0 Fixed regression 2019-12-19 15:36:51 +01:00
Germain Haugou
42c5b7c10e Added missing get_core_num 2019-12-19 15:31:50 +01:00
Germain Haugou
31052776f8 Added runner 2019-12-17 22:14:17 +01:00
Germain Haugou
fa62145237 Few fixes 2019-12-15 17:33:38 +01:00
Germain Haugou
cbcdbe22ff Few fixes 2019-12-15 16:58:00 +01:00
Germain Haugou
8b884c9667 Initial commit 2019-12-15 14:12:22 +01:00