saymrwulf/xous-core
1
0
Fork 0
mirror of https://github.com/saymrwulf/xous-core.git synced 2026-11-15 08:30:02 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

cleanup testing code & improve bio/bdbma test output

Browse source 
reminders to self as to where these things should go...
This commit is contained in:
bunnie 2025-10-08 02:57:13 +08:00
parent e80a3dadfb
commit d64d717a8e
4 changed files with 6 additions and 9 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
baremetal/Cargo.toml
View file

@ -56,6 +56,7 @@ bao1x-bio = [
"xous-bio-bdma/baremetal",
"xous-bio-bdma/bao1x",
"xous-bio-bdma/tests",
"xous-bio-bdma/debug-print",
]
# selects features for EVB target (defaults to baosec)
bao1x-evb = []
@ -74,4 +75,4 @@ trng-debug = []
verbose-debug = []
verilator-only = []
default = ["bao1x-usb", "bao1x-trng"]
default = ["bao1x-usb", "bao1x-trng", "bao1x-bio"]

2
baremetal/src/platform/bao1x/bio.rs
View file

@ -257,7 +257,7 @@ pub fn bdma_coincident_test(_args: &Vec<String>, seed: u32) -> usize {
passing += coincident_u32(&mut bio_ss, ifram_src, ifram_dst, seed + 0x500, "i0->i1");
println!("0->1");
println!("DMA coincident done.");
println!("DMA coincident done, passing {}/4", passing);
passing
}

4
baremetal/src/platform/bao1x/usb/driver.rs
View file

@ -22,10 +22,6 @@ pub unsafe fn init_usb() {
// install the interrupt handler
enable_irq(utralib::utra::irqarray1::IRQARRAY1_IRQ);
// for testing
enable_irq(utralib::utra::irqarray19::IRQARRAY19_IRQ);
let mut irqarray19 = utralib::CSR::new(utralib::utra::irqarray19::HW_IRQARRAY19_BASE as *mut u32);
irqarray19.wo(utralib::utra::irqarray19::EV_ENABLE, 0x80);
unsafe {
USB = Some(usb);

6
baremetal/src/repl.rs
View file

@ -286,6 +286,7 @@ impl Repl {
+ 1;
crate::println!("--- Starting On-Demand BIO Test Suite ---");
crate::println!("** Debug output is on DUART, not console **");
// Local counter to replace `self.passing_tests` from the TestRunner
let mut passing_tests = 0;
@ -367,9 +368,8 @@ impl Repl {
}
}
"reset" => {
let mut rcurst = CSR::new(utra::sysctrl::HW_SYSCTRL_BASE as *mut u32);
rcurst.wo(utra::sysctrl::SFR_RCURST0, 0x55AA);
// rcurst.wo(utra::sysctrl::SFR_RCURST1, 0x55AA);
let mut csr = CSR::new(utra::sysctrl::HW_SYSCTRL_BASE as *mut u32);
csr.wo(utra::sysctrl::SFR_RCURST0, 0x0000_55aa);
}
#[cfg(feature = "bao1x")]
"clocks" => {