mirror of
https://github.com/saymrwulf/pulp-runtime.git
synced 2026-07-13 18:08:29 +00:00
dfd91b93a1
This mod is tailored for Astral and its host, Cheshire, whose basic funcitons are reused. This enables printing from the cluster.
144 lines
5.7 KiB
C
144 lines
5.7 KiB
C
/*
|
|
* Copyright (C) 2018 ETH Zurich, University of Bologna
|
|
*
|
|
* Licensed under the Apache License, Version 2.0 (the "License");
|
|
* you may not use this file except in compliance with the License.
|
|
* You may obtain a copy of the License at
|
|
*
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
|
*
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
* See the License for the specific language governing permissions and
|
|
* limitations under the License.
|
|
*/
|
|
|
|
|
|
#ifndef __ARCHI_CHIPS_PULP_MEMORY_MAP_H__
|
|
#define __ARCHI_CHIPS_PULP_MEMORY_MAP_H__
|
|
|
|
|
|
/*
|
|
* MEMORIES
|
|
*/
|
|
|
|
#define ARCHI_L2_PRIV0_ADDR 0x78000000
|
|
#define ARCHI_L2_PRIV0_SIZE 0x00008000
|
|
|
|
#define ARCHI_L2_PRIV1_ADDR 0x78008000
|
|
#define ARCHI_L2_PRIV1_SIZE 0x00008000
|
|
|
|
#define ARCHI_L2_SHARED_ADDR 0x78000000
|
|
#define ARCHI_L2_SHARED_SIZE 0x002F0000
|
|
|
|
|
|
/*
|
|
* SOC PERIPHERALS
|
|
*/
|
|
|
|
#define ARCHI_SOC_PERIPHERALS_ADDR 0x1A100000 // FIXME
|
|
|
|
#define ARCHI_FC_TIMER_SIZE 0x00000800
|
|
|
|
|
|
#define ARCHI_FLL_OFFSET 0x00000000
|
|
#define ARCHI_GPIO_OFFSET 0x00001000
|
|
#define ARCHI_UDMA_OFFSET 0x00002000
|
|
#define ARCHI_APB_SOC_CTRL_OFFSET 0x00004000
|
|
#define ARCHI_SOC_EU_OFFSET 0x00006000
|
|
#define ARCHI_FC_ITC_OFFSET 0x00009800
|
|
#define ARCHI_FC_TIMER_OFFSET 0x0000B000
|
|
#define ARCHI_STDOUT_OFFSET 0x0000F000
|
|
|
|
|
|
|
|
#define ARCHI_GPIO_ADDR ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_GPIO_OFFSET )
|
|
#define ARCHI_UDMA_ADDR ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET )
|
|
#define ARCHI_APB_SOC_CTRL_ADDR ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_APB_SOC_CTRL_OFFSET )
|
|
#define ARCHI_SOC_EU_ADDR ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_SOC_EU_OFFSET )
|
|
#define ARCHI_FC_ITC_ADDR ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_ITC_OFFSET )
|
|
#define ARCHI_FC_TIMER_ADDR ( ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_FC_TIMER_OFFSET )
|
|
#define ARCHI_STDOUT_ADDR 0x03002000
|
|
#define ARCHI_HOST_UART_ADDR 0x03002000
|
|
|
|
#define ARCHI_FLL_AREA_SIZE 0x00000010
|
|
|
|
|
|
|
|
|
|
/*
|
|
* FC
|
|
*/
|
|
|
|
#define ARCHI_FC_ADDR 0x00000000
|
|
#define ARCHI_FC_GLOBAL_ADDR 0x1B000000
|
|
|
|
|
|
/*
|
|
* CLUSTER
|
|
*/
|
|
|
|
#define ARCHI_CLUSTER_ADDR 0x50000000
|
|
#define ARCHI_CLUSTER_SIZE 0x00400000
|
|
#define ARCHI_CLUSTER_GLOBAL_ADDR(cid) (0x50000000 + (cid)*ARCHI_CLUSTER_SIZE)
|
|
|
|
|
|
|
|
/*
|
|
* CLUSTER PERIPHERALS
|
|
*/
|
|
|
|
#define ARCHI_CLUSTER_PERIPHERALS_OFFSET 0x00200000
|
|
|
|
#define ARCHI_TIMER_SIZE 0x00000800
|
|
|
|
#define ARCHI_CLUSTER_CTRL_OFFSET 0x00000000
|
|
#define ARCHI_TIMER_OFFSET 0x00000400
|
|
#define ARCHI_EU_OFFSET 0x00000800
|
|
#define ARCHI_HWCE_OFFSET 0x00001000
|
|
#define ARCHI_ICACHE_CTRL_OFFSET 0x00001400
|
|
#define ARCHI_MCHAN_EXT_OFFSET 0x00001800
|
|
#define ARCHI_HMR_OFFSET 0x00002000
|
|
#define ARCHI_TCDM_SCRUBBER_OFFSET 0x00002400
|
|
#define ARCHI_HWPE_HCI_ECC_OFFSET 0x00002800
|
|
|
|
#define ARCHI_CLUSTER_PERIPHERALS_ADDR ( ARCHI_CLUSTER_ADDR + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
|
|
#define ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_PERIPHERALS_OFFSET )
|
|
|
|
#define ARCHI_CLUSTER_CTRL_ADDR ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_CLUSTER_CTRL_OFFSET )
|
|
#define ARCHI_ICACHE_CTRL_ADDR ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_ICACHE_CTRL_OFFSET )
|
|
#define ARCHI_EU_ADDR ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_EU_OFFSET )
|
|
#define ARCHI_HWCE_ADDR ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_HWCE_OFFSET )
|
|
#define ARCHI_MCHAN_EXT_ADDR ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_MCHAN_EXT_OFFSET )
|
|
#define ARCHI_HMR_ADDR ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_HMR_OFFSET )
|
|
#define ARCHI_TCDM_SCRUBBER_ADDR ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_TCDM_SCRUBBER_OFFSET )
|
|
#define ARCHI_HWPE_HCI_ECC_ADDR ( ARCHI_CLUSTER_PERIPHERALS_ADDR + ARCHI_HWPE_HCI_ECC_OFFSET )
|
|
|
|
#define ARCHI_CLUSTER_CTRL_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET )
|
|
#define ARCHI_ICACHE_CTRL_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_ICACHE_CTRL_OFFSET )
|
|
#define ARCHI_EU_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_EU_OFFSET )
|
|
#define ARCHI_HWCE_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_HWCE_OFFSET )
|
|
#define ARCHI_MCHAN_EXT_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_MCHAN_EXT_OFFSET )
|
|
#define ARCHI_IDMA_EXT_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_IDMA_EXT_OFFSET )
|
|
#define ARCHI_HMR_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_HMR_OFFSET )
|
|
#define ARCHI_TCDM_SCRUBBER_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_TCDM_SCRUBBER_OFFSET )
|
|
#define ARCHI_HWPE_HCI_ECC_GLOBAL_ADDR(cid) ( ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_HWPE_HCI_ECC_OFFSET )
|
|
|
|
|
|
/*
|
|
* CLUSTER DEMUX PERIPHERALS
|
|
*/
|
|
|
|
#define ARCHI_DEMUX_PERIPHERALS_OFFSET 0x204000
|
|
|
|
#define ARCHI_EU_DEMUX_OFFSET ( 0x00000 )
|
|
#define ARCHI_MCHAN_DEMUX_OFFSET ( 0x00400 )
|
|
|
|
|
|
#define ARCHI_DEMUX_PERIPHERALS_ADDR ( ARCHI_CLUSTER_ADDR + ARCHI_DEMUX_PERIPHERALS_OFFSET )
|
|
|
|
#define ARCHI_EU_DEMUX_ADDR ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_EU_DEMUX_OFFSET )
|
|
#define ARCHI_MCHAN_DEMUX_ADDR ( ARCHI_DEMUX_PERIPHERALS_ADDR + ARCHI_MCHAN_DEMUX_OFFSET )
|
|
|
|
#endif
|