Corrado Bonfanti 18ab940220 Add AVS BUS support and basic test ... * Add configuration register to set AVS mode * Add connections to the SPI controller and txrx interface * Set idle level of sdio[0] signal of SPI master to '1', according to the AVS protocol * Add SPI slave device capability to trigger an event for requesting a read from master by driving low the MISO (SDATA for AVS) when AVS mode is set. This happens during tx/rx idle phases * Add basic Write commit/Read test with pulp-runtime. AVS slave is simulated in tb_avs.sv and tb_avs_fpga.sv.		2022-02-10 20:03:42 +01:00
..
control-pulp	Add AVS BUS support and basic test	2022-02-10 20:03:42 +01:00
marsellus	Add SOC_FREQUENCY to fpga specific runtime configuration	2021-06-24 22:01:49 +02:00
pulp	archi: Fix HW Loops encoding for pulp and pulpissimo with cv32e40p	2021-07-20 16:05:02 +02:00
pulpissimo	archi: Fix HW Loops encoding for pulp and pulpissimo with cv32e40p	2021-07-20 16:05:02 +02:00