This website requires JavaScript.
Explore
Help
Sign in
saymrwulf
/
litex-boards
Watch
1
Star
0
Fork
You've already forked litex-boards
0
mirror of
https://github.com/saymrwulf/litex-boards.git
synced
2026-05-14 20:47:52 +00:00
Code
Issues
Projects
Releases
Packages
Wiki
Activity
Actions
982038508e
litex-boards
/
litex_boards
History
Florent Kermarrec
982038508e
alinx_axau15/PCIe: Switch to Gen3/128-bit for now (configuration used on others Ultrascale+ Gen3 X4 boards).
2023-12-28 19:56:52 +01:00
..
platforms
alinx_axau15: First review/cleanup pass and fix missing INTERNAL_VREF on bank 66.
2023-12-28 19:48:50 +01:00
prog
prog/openocd_ecpix5.cfg: refresh/fix
2023-12-13 18:34:02 +01:00
targets
alinx_axau15/PCIe: Switch to Gen3/128-bit for now (configuration used on others Ultrascale+ Gen3 X4 boards).
2023-12-28 19:56:52 +01:00
__init__.py
litex_boards: Remove short imports since not really longer useful and mess up Python imports.
2022-05-03 17:53:57 +02:00