xous-core/emulation/betrusted.repl
Sean Cross ffcccab513 emulation: add ticktimer and serial uarts
This updates renode's emulation to match the current system design.

Signed-off-by: Sean Cross <sean@xobs.io>
2020-10-15 11:56:41 +08:00

83 lines
1.8 KiB
Text

cpu: CPU.VexRiscv @ sysbus
timeProvider: cpu_timer
cpuType: "rv32imac"
privilegeArchitecture: PrivilegeArchitecture.Priv1_10
uart: UART.LiteX_UART @ {
sysbus 0x60008000;
sysbus 0xF0008000 // shadow
}
-> cpu@1002
uartconsole: UART.LiteX_UART @ {
sysbus 0x6000A000;
sysbus 0xF000A000 // shadow
}
-> cpu@1003
uartserver0: UART.LiteX_UART @ {
sysbus 0x6000C000;
sysbus 0xF000C000 // shadow
}
-> cpu@1004
uartserver1: UART.LiteX_UART @ {
sysbus 0x6000E000;
sysbus 0xF000E000 // shadow
}
-> cpu@1005
timer0: Timers.LiteX_Timer_32 @ {
sysbus 0x60003000;
sysbus 0xF0003000 // shadow
}
frequency: 12000000
-> cpu@1001
//spi: SPI.PicoRV_SPI @ {
// sysbus 0x60004000;
// sysbus 0xe0004000 // shadow
//}
rom: Memory.MappedMemory @ {
sysbus 0x00000000;
sysbus 0x80000000 // shadow
}
size: 0x00002000
sram: Memory.MappedMemory @ {
sysbus 0x40000000;
sysbus 0x90000000 // shadow
}
size: 16777216
fbmem: Memory.MappedMemory @ sysbus 0xB0000000
size: 0x6000
memlcd: Video.BetrustedLCD @ sysbus 0xF0011000
kbd: Input.BetrustedKbd @ sysbus 0xF0006000
cpu_timer: Timers.LiteX_CPUTimer @ sysbus 0xf0000800
frequency: 100000000
// IRQ #100 is Machine Timer Interrupt
-> cpu@100
ticktimer: Timers.TickTimer @ sysbus 0xf0016000
periodInMs: 1
//flash: SPI.Micron_MT25Q @ spi
// underlyingMemory: flash_mem
flash_mem: Memory.MappedMemory @ {
sysbus 0x20000000;
sysbus 0xA0000000 // shadow
}
size: 0x8000000
sysbus:
init:
Tag <0xe0000000 0x800> "CTRL"
Tag <0xE0006000 0x800> "REBOOT"
Tag <0xE0006800 0x800> "RGB"
Tag <0xE0007000 0x800> "VERSION"