saymrwulf/xous-core
1
0
Fork 0
mirror of https://github.com/saymrwulf/xous-core.git synced 2026-11-04 04:27:34 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions
xous-core/emulation/ec
History
Sean Cross beeca26823 emulation: ec: add new riscv suffixes for csr/fence 
The riscv foundation changed the descriptor of riscv cores. We must now
add "_zicsr_zifencei" to the "rv32i" designation in order to ensure we
have access to CSRs and the "FENCE.I" instruction.

Signed-off-by: Sean Cross <sean@xobs.io>
2023-12-29 18:42:16 +08:00
..
betrusted-ec.repl emulation: ec: add new riscv suffixes for csr/fence 2023-12-29 18:42:16 +08:00
bt-ec.bin emulation: connect EC 2022-02-14 12:28:40 +08:00
loader.bin emulation: connect EC 2022-02-14 12:28:40 +08:00
soc.svd emulation: connect EC 2022-02-14 12:28:40 +08:00
wf200_fw.bin wf200: add binary file 2022-03-02 21:02:01 +08:00