saymrwulf/xous-core
1
0
Fork 0
mirror of https://github.com/saymrwulf/xous-core.git synced 2026-11-07 04:46:42 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

add notes

Browse source
This commit is contained in:
bunnie 2024-01-20 21:31:05 +08:00
parent d4e6cbc442
commit b5be447170
1 changed files with 2 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
libs/xous-pl230/src/pl230_tests/units.rs
View file

@ -136,6 +136,7 @@ pub fn pio_test(pl230: &mut Pl230) -> bool {
report_api("id1", pl230.csr.r(utra::pl230::PERIPH_ID_1));
report_api("id2", pl230.csr.r(utra::pl230::PERIPH_ID_2));
// Configure PB15 -> PIO0 for test (although the code is capable of toggling all pins, only map one).
let mut iox = iox::Iox::new(utralib::generated::HW_IOX_BASE as *mut u32);
let pin = iox.set_pio_bit_from_port_and_pin(iox::IoxPort::PB, 15).unwrap();
report_api("Configured PIO pin: ", pin as u32);
@ -156,6 +157,7 @@ pub fn pio_test(pl230: &mut Pl230) -> bool {
sm_a.config_set_out_pins(0, 32);
sm_a.config_set_clkdiv(133.0); // have it run slow so this test operates in the background
sm_a.config_set_out_shift(false, true, 32);
// map the pin returned from set_pio_bit_from_port_and_pin
sm_a.sm_set_pindirs_with_mask(1 << pin as usize, 1 << pin as usize);
sm_a.sm_init(a_prog.entry());
sm_a.sm_clear_fifos(); // ensure the fifos are cleared for this test