saymrwulf/xous-core
1
0
Fork 0
mirror of https://github.com/saymrwulf/xous-core.git synced 2026-11-08 04:56:43 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

depracate use of SIE by storing SIM to RAM-based backing

Browse source
This commit is contained in:
bunnie 2021-04-25 18:49:57 +08:00
parent 4ecd7c06ac
commit 77c44ccb76
1 changed files with 5 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
kernel/src/arch/riscv/irq.rs
View file

@ -18,14 +18,17 @@ extern "C" {
fn flush_mmu();
}
// use RAM-based backing so this variable is automatically saved on suspend
static mut SIM_BACKING: usize = 0;
/// Disable external interrupts
pub fn disable_all_irqs() {
unsafe { sie::clear_sext() };
unsafe{SIM_BACKING = sim::read()};
sim::write(0x0);
}
/// Enable external interrupts
pub fn enable_all_irqs() {
unsafe { sie::set_sext() };
sim::write(unsafe{SIM_BACKING});
}
pub fn enable_irq(irq_no: usize) {