mirror of
https://github.com/saymrwulf/uhd.git
synced 2026-05-15 21:01:26 +00:00
- complete time_source options to match updates to fpga registers - add methods for each of the bitfields in the clock control register - add init sequences for the meas_clk MMCM and PPS output Reviewed-By: Martin Braun <martin.braun@ettus.com> |
||
|---|---|---|
| .. | ||
| __init__.py.in | ||
| base.py | ||
| CMakeLists.txt | ||
| n310.py | ||
| test.py | ||
| udev.py | ||