saymrwulf/uhd
1
0
Fork 0
mirror of https://github.com/saymrwulf/uhd.git synced 2026-05-15 21:01:26 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions
uhd/tools
History
Martin Braun 7a0b87a43e tools: Add bool-property-set ability to rx_settling_time.py 
Adds a new command line argument:

rx_settling_time.py --property-bool /path/to/prop=True [...]

will set a Boolean property to true at the given time.
2021-05-20 14:56:23 -05:00
..
debs installers: refactor deb script and build 2021-05-18 15:13:37 -05:00
dissectors tools: Rfnoc dissectors are now built and named based on CHDR width 2020-12-01 10:07:47 -08:00
gr-usrptest tools: Add bool-property-set ability to rx_settling_time.py 2021-05-20 14:56:23 -05:00
kitchen_sink utils: remove thread priority elevation 2019-11-26 11:49:34 -08:00
mega_fft MegaFFT: Fixing copyright, whitespace 2015-08-04 15:21:54 -07:00
nirio_programmer cmake: Use new UHDBoost.cmake in init_usrp and tools 2019-10-15 11:44:38 -07:00
uhd_dump
uhd_txrx_debug_prints debug_prints_tool: Minor cleanup 2014-11-18 13:04:44 +01:00
package_source.sh uhd: Create shell script to replace CMake's package_source 2020-04-15 07:48:48 -05:00
README.md tools: Added Balints kitchen sink debug util 2014-10-09 19:56:43 +02:00
usrp_x3xx_fpga_jtag_programmer.sh

README.md

USRP™ Tools

This folder contains tools that are useful for working with and/or debugging your USRP™ device. Tools in this directory are not part of UHD. They are either stand-alone programs or software to be used in third-party applications.

For UHD™ software tools, look in uhd/host/utils.

List of Tools

__chdr-dissector/__

This is a packet dissector for Wireshark. It allows you to view the details of a Compressed HeaDeR (CHDR) formatted-packet in Wireshark. The USRP™ B2xx and X3xx use the CHDR format.

__uhd_dump/__

This tool can be used with tcpdump to make sense of packet dumps from your network-connected USRP™ device.

__usrp_x3xx_fpga_jtag_programmer.sh__

This tool is to be used with the USRP™ X300 and X310 devices. It allows you to program the X3x0 FPGA via JTAG. Note that loading the FPGA image via JTAG does not store the FPGA in the on-device flash storage. Thus, as soon as you cycle power, the image will be lost. To permanently burn an FPGA image, please refer to uhd/host/utils/usrp_x3xx_fpga_burner.

This tool requires that Xilinx iMPACT has been installed on your system.

__kitchen_sink__

This is a debugging tool designed to test and stress connections to USRP devices.