saymrwulf/uhd
1
0
Fork 0
mirror of https://github.com/saymrwulf/uhd.git synced 2026-05-14 20:58:09 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions
uhd/tools
History
Martin Braun 5b7c668bd5 ci: Skip most tests on image builder changes 
The image builder is covered by the FPGA pipelines, so we can be less
stringent for the SW pipelines.
2025-02-07 11:00:36 +01:00
..
debs all: use uhd.maintainer@emerson.com as new maintainer email 2024-12-03 09:23:49 +01:00
dissectors tools: fix lua parser stream status message status field 2024-12-02 11:56:35 +01:00
kitchen_sink
nirio_programmer
uhd_dump
uhd_txrx_debug_prints
usrptest uhd: Remove outdated test infrastructure 2022-05-24 07:50:21 -07:00
changeset_testlist.py tools: changeset_testlist.py skips comments 2024-11-28 14:58:03 +01:00
changeset_testlist.yaml ci: Skip most tests on image builder changes 2025-02-07 11:00:36 +01:00
clang-formatter.sh tools: Add clang-formatting tools 2023-08-07 15:35:56 -05:00
json_to_zbx_dsa_cal.py uhd: Add support for the USRP X410 2021-06-10 12:01:53 -05:00
package_source.sh tools: package_source remove double bracket 2022-04-27 09:46:49 -07:00
README.md
run-clang-format.py tools: Add clang-formatting tools 2023-08-07 15:35:56 -05:00
usrp_x3xx_fpga_jtag_programmer.sh

README.md

USRP™ Tools

This folder contains tools that are useful for working with and/or debugging your USRP™ device. Tools in this directory are not part of UHD. They are either stand-alone programs or software to be used in third-party applications.

For UHD™ software tools, look in uhd/host/utils.

List of Tools

__chdr-dissector/__

This is a packet dissector for Wireshark. It allows you to view the details of a Compressed HeaDeR (CHDR) formatted-packet in Wireshark. The USRP™ B2xx and X3xx use the CHDR format.

__uhd_dump/__

This tool can be used with tcpdump to make sense of packet dumps from your network-connected USRP™ device.

__usrp_x3xx_fpga_jtag_programmer.sh__

This tool is to be used with the USRP™ X300 and X310 devices. It allows you to program the X3x0 FPGA via JTAG. Note that loading the FPGA image via JTAG does not store the FPGA in the on-device flash storage. Thus, as soon as you cycle power, the image will be lost. To permanently burn an FPGA image, please refer to uhd/host/utils/usrp_x3xx_fpga_burner.

This tool requires that Xilinx iMPACT has been installed on your system.

__kitchen_sink__

This is a debugging tool designed to test and stress connections to USRP devices.