saymrwulf/litex-boards
1
0
Fork 0
mirror of https://github.com/saymrwulf/litex-boards.git synced 2026-07-21 19:18:47 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

Merge pull request #635 from kscz/master

Browse source 
Add in colorlight v8.2 board support
This commit is contained in:
enjoy-digital 2025-01-14 08:22:34 +01:00 committed by GitHub
commit 5fa7f08a84
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
2 changed files with 6 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
litex_boards/platforms/colorlight_5a_75b.py
View file

@ -312,11 +312,11 @@ class Platform(LatticeECP5Platform):
default_clk_period = 1e9/25e6
def __init__(self, revision="7.0", toolchain="trellis"):
assert revision in ["6.1", "7.0", "8.0"]
assert revision in ["6.1", "7.0", "8.0", "8.2"]
self.revision = revision
device = {"6.1": "LFE5U-25F-6BG381C", "7.0": "LFE5U-25F-6BG256C", "8.0": "LFE5U-25F-6BG256C"}[revision]
io = {"6.1": _io_v6_1, "7.0": _io_v7_0, "8.0": _io_v8_0}[revision]
connectors = {"6.1": _connectors_v6_1, "7.0": _connectors_v7_0, "8.0": _connectors_v8_0}[revision]
device = {"6.1": "LFE5U-25F-6BG381C", "7.0": "LFE5U-25F-6BG256C", "8.0": "LFE5U-25F-6BG256C", "8.2": "LFE5U-25F-7BG256I"}[revision]
io = {"6.1": _io_v6_1, "7.0": _io_v7_0, "8.0": _io_v8_0, "8.2": _io_v8_0}[revision]
connectors = {"6.1": _connectors_v6_1, "7.0": _connectors_v7_0, "8.0": _connectors_v8_0, "8.2": _connectors_v8_0}[revision]
LatticeECP5Platform.__init__(self, device, io, connectors=connectors, toolchain=toolchain)
def create_programmer(self):

4
litex_boards/targets/colorlight_5a_75x.py
View file

@ -165,7 +165,7 @@ class BaseSoC(SoCCore):
if not self.integrated_main_ram_size:
sdrphy_cls = HalfRateGENSDRPHY if sdram_rate == "1:2" else GENSDRPHY
self.sdrphy = sdrphy_cls(platform.request("sdram"), sys_clk_freq)
if board == "5a-75e" and revision == "6.0":
if (board == "5a-75e" and revision == "6.0") or (board == "5a-75b" and (revision == "8.0" or revision == "8.2")):
sdram_cls = M12L64322A
else:
sdram_cls = M12L16161A
@ -222,7 +222,7 @@ def main():
from litex.build.parser import LiteXArgumentParser
parser = LiteXArgumentParser(platform=colorlight_5a_75b.Platform, description="LiteX SoC on Colorlight 5A-75X.")
parser.add_target_argument("--board", default="5a-75b", help="Board type (5a-75b, 5a-75e or i5a-907).")
parser.add_target_argument("--revision", default="7.0", help="Board revision (6.0, 6.1, 7.0 or 8.0).")
parser.add_target_argument("--revision", default="7.0", help="Board revision (6.0, 6.1, 7.0, 8.0, or 8.2).")
parser.add_target_argument("--sys-clk-freq", default=60e6, type=float, help="System clock frequency.")
ethopts = parser.target_group.add_mutually_exclusive_group()
ethopts.add_argument("--with-ethernet", action="store_true", help="Enable Ethernet support.")